1 – 1 di 1 lavori
We’re growing! Our team in Parma (Italy) is seeking a Verification Engineer. Responsibilities: Develop test benches in UVM, SystemVerilog, Verilog, C, C++ and other languages; Write test plans for digital signal processing logic blocks, control logic
Lavori consigliati per te
